A VHDL Forth Core for FPGAs

Richard E. Haskell and Darrin M. Hanna
Computer Science and Engineering Department
Oakland University
Rochester, Michigan 48309

Abstract
The Forth programming language is typically implemented to run on some particular microprocessor. Several Forth engines have been designed that execute Forth instructions directly, typically in a single clock cycle. With the advent of high density FPGAs it has become feasible to implement a high-performance Forth core in an FPGA. This paper describes the design of a Forth core using VHDL that has been implemented on a Xilinx Spartan II FPGA. Examples are presented of high-level Forth programs that are compiled to VHDL code that implements a ROM embedded in the FPGA. The use of a Forth core in an FPGA allows for rapid prototyping of digital systems. Experiments show that an identical Forth program for the Sieve of Eratosthenes executes nearly 30 times faster on the FPGA Forth core than on a 68HC12 microcontroller at the same clock speed. This same program executes over 6 times faster on the FPGA Forth core than an equivalent compiled C program run on the same 68HC12. The Forth core is available as an EDIF file at www.tigs.com/fc16, which can be included in a VHDL project and uses approximately 30% of a Spartan II FPGA.

Keywords: Forth core, VHDL, FPGA, Stack-based microprocessor, rapid prototyping

1. Introduction
Forth has been implemented on many microprocessors including the Motorola 68HC12 [8]. As the density of an FPGA (in terms of the number of equivalent gates) has increased while its cost has decreased, it is becoming feasible to consider putting all functions, including a microprocessor core, into the same FPGA forming a true System-on-a-Chip (SOC). The software running on the microprocessor core would also be stored in the form of instructions in the same FPGA.

Forth is a programming language that uses a data stack and postfix notation. Chuck Moore invented Forth in the late 1960s while programming minicomputers in assembly language. His idea was to create a simple system that would allow him to write many more useful programs than he could using assembly language. The essence of Forth is simplicity—always try to do things in the simplest possible way. Forth is a way of thinking about problems in a modular way. It is modular in the extreme. Everything in Forth is a word and every word is a module that does something useful. There is an action associated with Forth words. The words execute themselves. Forth words accept parameters on the data stack, execute themselves, and return the answers back on the data stack.

Forth has been implemented in a number of different ways. Chuck Moore’s original Forth had what is called an indirect-threaded inner interpreter. Other Forths have used what is called a direct-threaded inner interpreter. These inner interpreters get executed every time you go from one Forth word to the next; i.e. all the time. A unique version of Forth called WHYP (pronounced whip) has recently been described in a book on embedded systems [8]. WHYP stands for Words to Help You Program. WHYP is what is called a subroutine-threaded Forth. This means that the subroutine calling mechanism that is built into the 68HC12 is used to go from one WHYP word to the next. In other words, WHYP words are 68HC12 subroutines.

Inasmuch as Forth (and WHYP) programs consist of sequences of words, the most often executed instruction is a call to the next word; i.e. executing the inner interpreter (NEXT) in traditional Forths, or calling a subroutine in WHYP. Over 25% of the execution time of a typical Forth program is used up in calling the next word [15]. To overcome this problem, Chuck Moore designed a computer chip, called NOVIX, in the mid-eighties, which could call the next word (equivalent to a subroutine call) in a single clock cycle [5]. Many of the Forth primitive instructions would also execute in a single clock cycle. The design of the NOVIX chip was eventually sold to Harris Semiconductor where it was redesigned as the RTX 2000 [6]. Similar 32-bit Forth engines were also developed [12,13,15]. In the late eighties Chuck
Moore designed a 32-bit microprocessor called ShBoom that had 64 8-bit instructions and was designed to interface to DRAM [17]. Later, Chuck Moore and C. H. Ting designed the MuP21 that has been described by Ting [18,19]. In 1999 we designed the W8X microcontroller [7] that was based on ideas developed in these early Forth engines. It was designed using VHDL [1] and has been implemented in a Xilinx FPGA by students in a junior-level course at Oakland University [9]. A variation of the W8X, the W8Z, that implements only those instructions used in a particular program has also been implemented on FPGAs [10].

This paper describes the design of a complete 16-bit Forth core that has been implemented on a Xilinx Spartan II FPGA. Section 2 describes the overall architecture of the F16 Forth Core. The data stack and data stack instructions are described in Section 3. The function unit, which implements arithmetic, logical, shifting, and relational instructions is detailed in Section 4. The operation of the return stack and the return stack instructions are discussed in Section 5. The operation of the control unit is described in Section 6. Some examples of using this Forth core for rapid prototyping [11] in a Xilinx Spartan II FPGA are given in Section 7. Experimental results showing that an identical Forth program for the Sieve of Eratosthenes executes over 25 times faster on the FPGA Forth core than on a 68HC12 microcontroller at the same clock speed are given in Section 8. The operation of the FC16 Forth core is summarized in Section 9.

2. The FC16 Forth Core

The FC16 is a high-performance microprocessor that can be implemented on an FPGA to execute embedded programs. The overall structure of the FC16 is shown in Figure 1. The data busses in this figure are 16 bits wide and each instruction is a 16-bit word.

Figure 1 Functional diagram of the FC16 Forth core
The FC16 contains four main components, the data stack, `DataStack`, the function unit, `Funit16`, the return stack, `ReturnStack`, and the controller, `FC16_control`. The FC16 also contains a program counter, `PC`, whose output, `P`, containing the address of the next instructions, is the input to the program ROM shown outside the FC16 core in Figure 2. The output of the ROM is the signal, `M`, which can be loaded into the instruction register, `IR`, pushed onto the data stack through the multiplexer, `Tmux`, or loaded into the program counter, `PC`, through the multiplexer, `Pmux`.

![Diagram](image)

**Figure 2** Example of a top-level design using the FC16 Forth core

The example of using the FC16 core shown in Figure 2 represents the top-level VHDL design that was downloaded to a Xilinx Spartan II E FPGA on a Digilab D2 development board produced by Digilent, Inc. [2]. Figure 2 shows the signals needed to interface the Digilab D2 development board to the DIO2 peripheral board developed by Digilent, Inc. [2]. The Digilab DIO2 board features sixteen LEDs, a 16 x 2 liquid crystal display, eight switches, fifteen pushbuttons, four 7-segment displays, a VGA port, and a PS/2 port. An example of using the FC16 core to make a calculator on the DIO2 peripheral board is given in [11].

Other memory and I/O modules could be added to the top-level design shown in Figure 2. For example, a RAM module would input data from the `N` bus (the second element on the data stack) and the address from the `T` bus (the top element on the data stack). The output of the RAM would be fed back to the top of the data stack through the `E2` bus. The write enable signal, `we`, would be used to write data to the RAM module. A ROM module containing constant data would connect its address input to the `T` bus and
its output to the $E2$ bus. Special Forth words for accessing these RAM and ROM modules will be described in Section 6.

The top of the data stack can be loaded from eight different signals through the 8-to-1 multiplexer, $Tmux$, shown in Figure 1. One of these signals is $S$, which can be connected to external switches. The instruction $S@$ will push the value of $S$ onto the data stack. The next section provides a more detailed description of the operation of the data stack.

3. The Data Stack

The FC16 data stack is a modified 32x16 stack. Table 1 shows the basic stack operations performed by the FC16. The architecture of this data stack is shown in Figure 3. Figure 4 shows a 32x16 stack implemented using a 32x16 LogiCore dual-port RAM controlled by a stack controller. The stack controller implements the stack as a traditional stack with push and pop instructions including full and empty flags. When $push$ is ‘1’ and $pop$ is ‘0’, the stack pushes the value at $d(15:0)$ to the write address, $wr_addr$, the memory address that represents the next empty location in memory. Both $wr_addr$ and the read address, $rd_addr$, are simultaneously decremented. After the operation is complete, the output $q(15:0)$ contains the value on top of the stack. When $pop$ is ‘1’ and $push$ is ‘0’, both the read and write addresses are incremented. Unlike a traditional stack, when both $pop$ and $push$ are ‘1’, the top element is replaced with $d(15:0)$ without pushing the stack.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>NOP</td>
<td>No operation</td>
</tr>
<tr>
<td>0001</td>
<td>DUP</td>
<td>Duplicate $T$ and push data stack. $N &lt;= T$; $N2 &lt;= N$</td>
</tr>
<tr>
<td>0002</td>
<td>SWAP</td>
<td>Exchange $T$ and $N$. $T &lt;= N$; $N &lt;= T$</td>
</tr>
<tr>
<td>0003</td>
<td>DROP</td>
<td>Drop $T$ and pop data stack. $T &lt;= N$; $N &lt;= N2$</td>
</tr>
<tr>
<td>0004</td>
<td>OVER</td>
<td>Duplicate $N$ into $T$ and push data stack. $T &lt;= N$; $N &lt;= T$; $N2 &lt;= N$</td>
</tr>
<tr>
<td>0005</td>
<td>ROT</td>
<td>Rotate top 3 elements on stack clockwise. $T &lt;= N2$; $N &lt;= T$; $N2 &lt;= N$</td>
</tr>
<tr>
<td>0006</td>
<td>–ROT</td>
<td>Rotate top 3 elements on stack counter-clockwise. $T &lt;= N$; $N &lt;= N2$; $N2 &lt;= T$</td>
</tr>
<tr>
<td>0007</td>
<td>NIP</td>
<td>Drop $N$ and pop rest of data stack. $T$ is unchanged. $N &lt;= N2$</td>
</tr>
<tr>
<td>0008</td>
<td>TUCK</td>
<td>Duplicate $T$ into $N$ and push rest of data stack. $N2 &lt;= T$</td>
</tr>
<tr>
<td>0009</td>
<td>ROT DROP</td>
<td>Drop $N2$ and pop rest of data stack. $T$ and $N$ are unchanged. Equivalent to ROT DROP</td>
</tr>
<tr>
<td>000A</td>
<td>ROT DROP_SWAP</td>
<td>Drop $N2$ and pop rest of data stack. $T$ and $N$ are exchanged. Equivalent to ROT DROP SWAP</td>
</tr>
</tbody>
</table>

The FC16 data stack shown in Figure 3 consists of two 16-bit registers for the top and second elements of the data stack followed by the modified 32x16 stack shown in Figure 4. These registers, $Treg$ and $Nreg$, serve as ‘false top’ and ‘false second’ elements in the data stack, respectively. This architecture is necessary to support single-clock-cycle execution of instructions involving the top three stack elements.

The input to the top register, $Treg$, can be from one of eight possible sources using the 8-to-1 multiplexer shown in Figure 1. The input to the second element in the register stack, $Nreg$, can be from either $Treg$, one of the outputs from the function unit, $y1$, or the top of the modified stack, $stack32x16$. The data stack instructions operate at most on the top three elements of the data stack. The modifications to $stack32x16$ described above are necessary to support operations involving the third stack element. The instruction $ROT$, for example, moves the value in $Treg$ to $Nreg$, the value in

Figure 3 The data stack
$N_{reg}$ to the top of the stack32x16 (the third element in the data stack) and the value on the top of the stack32x16 to $T_{reg}$. This has the effect of rotating the top three elements of the data stack. For this instruction, $T1$ is multiplexed into $N_{reg}$, $N$ is multiplexed into the stack32x16, and $N2$ is externally multiplexed into $T_{reg}$. In this case the top of the modified stack is replaced with the value in $N_{reg}$ without pushing or popping the stack. To allow this operation, $wr_{2\_addr}$ is multiplexed between $wr_{addr}$, the next available empty space in memory for writing and $rd_{addr}$, the present top of the stack, shown in Figure 4. The FC16 data stack can execute all stack operations listed in Table 1 in a single clock cycle while using chip real estate efficiently.

![Stack created by a dual-port RAM](image)

**Figure 4  Stack created by a dual-port RAM**

### 4. The Function Unit

The function unit performs arithmetic, logical, shifting, and relational operations on the top elements of the data stack. $T$, $N$, and $N2$, the top three elements of the data stack, respectively, and a 6-bit function selection signal, $F_{code}$, are inputs to the function unit. Table 2 shows the instructions for the function unit. The function unit has two 16-bit outputs $y(15:0)$ and $y1(15:0)$ as shown in Figure 1. The primary output, $y$, is multiplexed into the top of the data stack for performing unary and binary operations. For operations having answers larger than 16 bits, such as multiplication or division, $y1$ is input into the data stack and multiplexed into $N_{reg}$ so that $T_{reg}:N_{reg}$ will contain the 32 bit answer.

The arithmetic and logical operations operate on the top elements of the stack and output the result to be placed on top of the stack. The shifting operations operate on values from the top of the stack. The relational operators output X“FFFF” or X“0000” if the top two elements of the stack are or are not accordingly related, respectively. Among these instructions are two instructions $MPP$ and $SHLDC$ for implementing multiplication and division, respectively. Listing 1 contains a program that will multiply the value in $T_{reg}$ by the value in $N_{reg}$ and place the 32-bit product in $T_{reg}:N_{reg}$ in 19 clock cycles using partial product multiplication, $MPP$. Listing 2 contains a program that will divide a 32 bit numerator located in $N2:N$ by a 16 bit denominator located in $T$ and place the quotient in $T_{reg}$ and the remainder in $N_{reg}$ in 18 clock cycles. The FC16 executes all of the instructions in Table 2 in a single clock cycle.
5. The Return Stack

The FC16 return stack, shown in Figure 5, is a modified 32x16 stack made from a stack32x16 described in Section 3, and a single register, \( R \). Table 3 shows the return stack instructions. The \( R \) register serves as a ‘false top’ of the return stack with multiplexed inputs and the option to decrement the registered output. The instruction \( DRJNE \) decrements the value on the top of the return stack and jumps to an address in memory if the value is not equal to zero. If the top of the return stack is equal to zero, execution proceeds to the next valid instruction in the program. This instruction is used to implement the \textit{NEXT} in a FOR...NEXT loop.

The top-of-stack output, \( R(15:0) \), is multiplexed to the top of the data stack and to the program counter, \( PC \), as shown in Figure 1. The input to the return stack can be either the top of the data stack or
the program counter plus one. These inputs make it possible to push values from the data stack to the return stack and to push the return address of a subroutine call. The \textit{RET} instruction at the end of a subroutine pops the address from the return stack into the program counter.

Table 3 FC16 Return Stack Operations

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0030</td>
<td>&gt;R</td>
<td>“To-R” Pop T and push it on return stack</td>
</tr>
<tr>
<td>0031</td>
<td>R&gt;</td>
<td>“R-from” Pop return stack R and push it into T</td>
</tr>
<tr>
<td>0032</td>
<td>R@</td>
<td>“R-fetch” Copy R to T and push register stack</td>
</tr>
<tr>
<td>0033</td>
<td>R&gt;DROP</td>
<td>“R-from-drop” Pop return stack R and throw it away</td>
</tr>
<tr>
<td>0103</td>
<td>DRJNE</td>
<td>Decrement R and jump if R is not zero</td>
</tr>
<tr>
<td>0104</td>
<td>CALL (;)</td>
<td>Call subroutine (colon)</td>
</tr>
<tr>
<td>0105</td>
<td>RET (;)</td>
<td>Subroutine return (semi-colon)</td>
</tr>
</tbody>
</table>

![Return Stack Diagram]

Figure 5 The return stack

6. The Controller

The module \textit{FC16 control} shown in Figure 1 is a control unit implemented as a Mealy state machine. This state machine has three states: \textit{Fetch}, \textit{Execute}, and \textit{Execute-Fetch}. Figure 6 shows the state-transition diagram for the controller. This controller begins in the fetch state to ‘fetch’ the next instruction from the external program ROM. If the instruction requires only a single clock cycle to execute, the current instruction is executed and the next instruction is read from the program ROM in the \textit{Execute-Fetch} state. The instructions continue to be executed and fetched at the same time an instruction that requires more than one clock cycle is fetched. Instructions with inline data or addresses, for example, are two clock-cycle instructions, one to execute the instruction and one to fetch the next instruction while ignoring the inline information.

These multi-cycle instructions have been assigned opcodes with a ‘1’ in the 8th bit position. For instructions requiring multiple clock cycles, the controller executes the current instruction without ‘fetching’ the next word from the program ROM. Following the last clock cycle the controller returns to the fetch state to ‘fetch’ the next instruction.
For the instructions related to the function unit, the six least significant bits of the instruction corresponds directly to the function select signal, \( F_{\text{code}}(5:0) \). The controller sets the \textit{load}, \textit{push}, and \textit{pop} data stack signals appropriately to perform arithmetic, relational, logical, or shifting operations on the top elements of the data stack. In the same clock cycle the result, output by the function unit, is placed on top of the data stack and the operands are removed. Instructions that have not been introduced yet in this paper are given in Table 4.

**Table 4: Other Instructions**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Function</th>
<th>Number of Clock Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>0034</td>
<td>@</td>
<td>Fetch the byte at address ( T ) in RAM and load it into ( T )</td>
<td>1</td>
</tr>
<tr>
<td>0036</td>
<td>ROM@</td>
<td>Fetch the byte at address ( T ) in ROM and load it into ( T )</td>
<td>1</td>
</tr>
<tr>
<td>0037</td>
<td>S8</td>
<td>Fetch the 8-bit byte from Port S and load it into ( T )</td>
<td>1</td>
</tr>
<tr>
<td>0038</td>
<td>DIO2@</td>
<td>Fetch the 8-bit byte from the DIO2 data bus and load it into ( T ).</td>
<td>1</td>
</tr>
<tr>
<td>0039</td>
<td>DIO2!</td>
<td>Store the byte in ( N ) at the DIO2 address in ( T ). Pop both ( T ) and ( N )</td>
<td>3</td>
</tr>
<tr>
<td>0100</td>
<td>LIT</td>
<td>Load inline literal to ( T ) and push data stack</td>
<td>2</td>
</tr>
<tr>
<td>0101</td>
<td>JMP</td>
<td>Jump to inline address</td>
<td>2</td>
</tr>
<tr>
<td>0102</td>
<td>JB</td>
<td>Jump if all bits in ( T ) are ‘0’ and pop ( T )</td>
<td>2</td>
</tr>
<tr>
<td>0106</td>
<td>JB1LO</td>
<td>Jump if input pin B1 is ( \text{LO} )</td>
<td>2</td>
</tr>
<tr>
<td>0107</td>
<td>JB2LO</td>
<td>Jump if input pin B2 is ( \text{LO} )</td>
<td>2</td>
</tr>
<tr>
<td>0108</td>
<td>JB3LO</td>
<td>Jump if input pin B3 is ( \text{LO} )</td>
<td>2</td>
</tr>
<tr>
<td>0109</td>
<td>JB4LO</td>
<td>Jump if input pin B4 is ( \text{LO} )</td>
<td>2</td>
</tr>
<tr>
<td>010A</td>
<td>JB1HI</td>
<td>Jump if input pin B1 is ( \text{HI} )</td>
<td>2</td>
</tr>
<tr>
<td>010B</td>
<td>JB2HI</td>
<td>Jump if input pin B1 is ( \text{HI} )</td>
<td>2</td>
</tr>
<tr>
<td>010C</td>
<td>JB3HI</td>
<td>Jump if input pin B1 is ( \text{HI} )</td>
<td>2</td>
</tr>
<tr>
<td>010D</td>
<td>JB4HI</td>
<td>Jump if input pin B1 is ( \text{HI} )</td>
<td>2</td>
</tr>
<tr>
<td>010E</td>
<td>RAMSTORE</td>
<td>Store the byte in ( N ) at the address in ( T ). Pop both ( T ) and ( N )</td>
<td>2</td>
</tr>
</tbody>
</table>

For branching instructions, the program counter, \( PC \) is loaded with the inline address, \( M \). Most multiple cycle instructions execute on the first clock cycle and fetch the next instruction to avoid executing inline information as an instruction. In some cases, multiple clock-cycle instructions will require multiple cycles of execution. For example, the instruction, \textit{RAMSTORE}, requires two clock cycles. In the first clock cycle, the data in \( N_{\text{reg}} \) is stored in the external RAM at the address in \( T_{\text{reg}} \) and the address in \( T_{\text{reg}} \) is popped from the data stack. During the second clock cycle, the leftover data which is now in \( T_{\text{reg}} \) is popped from the data stack. Instructions of this type, denoted as belonging to set \( \Omega \) in Figure 6, remain in the \textit{Execute} state with different control outputs for each clock cycle as necessary. This implementation easily extends the FC16 to support \( N \)-clock cycle instructions.
7. Programming Example

Forth programs can easily be compiled to hardware by translating the program to VHDL code for a ROM that contains the corresponding FC16 instructions. A C++ program that translates Forth programs to 68HC12 assembly language is described in [8]. A modification of this C++ program has been used to produce a VHDL ROM array directly from a Forth program. This makes it easy to quickly change programs, compile them to a VHDL ROM, and download them to the FPGA for testing.

We will illustrate this process by writing a Forth program to access the buttons, LEDs, and 7-segment displays on the Digilent DIO2 peripheral board [2]. Figure 7a shows a block diagram of the DIO2 peripheral board that connects to the D2 prototyping board shown in Figure 7b via connectors A and B.

![Figure 7: Block diagrams of (a) the DIO2 Peripheral Board and (b) the D2 development board](Courtesy of Digilent, Inc.)

Since the DIO2 peripheral board offers interfaces to many input and output devices, a system bus is used to interface between the Spartan II and the devices. The system bus is programmed on a Xilinx 95108 CPLD. Note that the Spartan II in Figure 7b will communicate with the XC95108 in Figure 7a using a 6-bit address bus, an 8-bit bidirectional data bus, and 4 control signals. These control signals include \texttt{cclk} (for scanning the four 7-segment displays), \texttt{cs} (chip select), \texttt{oe} (output enable), and \texttt{we} (write enable).

Table 5 shows how to access the buttons, switches, LEDs, and 7-segment displays on the DIO2 peripheral board. The \texttt{oe} signal controls the direction of the data bus. Writing data to the CPLD occurs on the falling edge of \texttt{we}. The 16-bit value in \texttt{sseg\_reg(15:0)} will automatically be displayed as a 4-digit hex value on the 7-segment displays by the hardware in the CPLD. These four 7-segment displays are “refreshed” at the \texttt{cclk} rate. For example, a 190 Hz clock counted down from the 50 MHz clock on the D2 board works well.

A test program that demonstrates how to access the buttons, LEDs, and 7-segment displays on the DIO2 board is shown in Listing 3. As a matter of notation, the parentheses following a Forth word shows the data stack contents before and after the word is executed in the form \((\text{before} -- \text{after})\). In each case the top of the stack is on the right. The word \texttt{D2DIG!} \((n --)\) takes the 16-bit value, \(n\), in \(T\) and stores the high byte at the DIO2 address 7 and the low byte at the DIO2 address 6. As shown in Table 5 this will store \(n\) in the DIO2 \texttt{sseg\_reg} which will then display the corresponding four hex digits on the four 7-segment displays. Note that the word \texttt{D2DIG!} \((n --)\) expects \(n\) on the top of the stack and then pops this value when the word is executed. In a similar way the word \texttt{D2LD!} \((n --)\) will display the 16-bit value in \(T\) on
the 16 LEDs (see Table 5) and then pop \( T \). The right-most LED displays \( T(15) \) and the left-most LED displays \( T(0) \).

<table>
<thead>
<tr>
<th>cs</th>
<th>oe</th>
<th>we</th>
<th>addr(5:0)</th>
<th>data(7:0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>xxxx00</td>
<td>btns(7:0)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>xxxx01</td>
<td>‘0’&amp;btns(14:8)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>xxxx1x</td>
<td>switches</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>v</td>
<td>000100</td>
<td>leds(7:0)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>v</td>
<td>000101</td>
<td>leds(15:8)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>v</td>
<td>000110</td>
<td>sseg_reg(7:0)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>v</td>
<td>000111</td>
<td>sseg_reg(15:8)</td>
</tr>
</tbody>
</table>

Table 5 Accessing the DIO2 Peripheral Board

Listing 3 DIO2 buttons, LEDs, and 7-seg displays

\[
\text{: D2DIG! \{ n -- \} \ \text{\ Display n on 7-segment displays} \\
\quad \text{DUP 8 RSHIFT} \ \text{\ n nHI} \\
\quad 7 \text{ DIO2!} \ \text{\ display nHI} \\
\quad 6 \text{ DIO2!} ; \ \text{\ display nLO} \\
\]

\[
\text{: D2LD! \{ n -- \} \ \text{\ Display n on the 16 LEDs} \\
\quad \text{DUP 8 RSHIFT} \ \text{\ n nHI} \\
\quad 5 \text{ DIO2!} \ \text{\ display nHI} \\
\quad 4 \text{ DIO2!} ; \ \text{\ display nLO} \\
\]

\[
\text{: get.BTN2 \{ -- n \} \ \text{\ Push 15-button bit mask to T} \\
\quad 1 \text{ DIO2@} \ \text{\ btms(15:8)} \\
\quad 8 \text{ LSHIFT} \\
\quad 0 \text{ DIO2@} \ \text{\ btms(7:0)} \\
\quad \text{OR ;} \\
\]

\[
\text{: waitBTN2 \{ -- n \} \ \text{\ Wait to push a button and get mask} \\
\quad \text{BEGIN get.BTN2 0=} \\
\quad \text{UNTIL BEGIN} \\
\quad \text{get.BTN2 UNTIL} \\
\quad \text{get.BTN2 ; \ \text{\ get buttons}} \\
\]

\[
\text{: but>num \{ n1 -- n2 \} \ \text{\ convert button bit mask to button no.} \\
\quad 15 \text{ FOR} \\
\quad \text{DUP 1 =} \\
\quad \text{IF R> \ \text{\ value matches}} \\
\quad \text{15 SWAP =} \\
\quad \text{1 >R \ \text{\ find index}} \\
\quad \text{15 SWAP =} \\
\quad \text{1 >R \ \text{\ break out of loop}} \\
\quad \text{ELSE} \\
\quad \text{U2/} \\
\quad \text{THEN} \\
\quad \text{NEXT} \\
\quad \text{NIP ; \ \text{\ remove extra 1 from N}} \\
\]

\[
\text{: main \{ -- \} \ \text{\ main program} \\
\quad \text{BEGIN waitBTN2 \ \text{\ wait to push BTN2}} \\
\quad \text{DUP D2LD! \ \text{\ display on LEDs}} \\
\quad \text{but>num \ \text{\ find button number}} \\
\quad \text{D2DIG! \ \text{\ display on 7-seg display}} \\
\quad \text{AGAIN ;} \\
\]
The word *get.BTN2* (→ n) first reads *btns(15:8)* using *DIO2@*, shifts this value 8 bits to the left, then reads *btns(7:0)* and ORs it with the shifted *btns(15:8)* to produce a single 16-bit value, n, that contains *btns(15:0)*. This value, n, is pushed into T.

The word *waitBTN2* (→ n) will first wait to make sure no button is being pressed, then wait until any button is pressed, and finally read that button using *get.BTN2*. Note that the value left on the data stack is a 16-bit value with a single bit set corresponding to the button pressed. The word *but>num* (n1 → n2) can be used to convert this value, n1, into a button number, n2, between 0 and 15. This word loops through all 15 bit positions and uses the fact that the loop counter in a *FOR…NEXT* loop is kept on the top of the return stack.

The main program in Listing 3 waits for a button to be pressed, displays the bit position of the button on the LEDs, and displays the button number on the 7-segment displays. The *BEGIN…AGAIN* loop causes this process to continue indefinitely.

The Forth program in Listing 3 is compiled to the VHDL code shown in Listing 4 using a compiler adapted from a C++ program described in [8]. The VHDL code shown in Listing 4 is the contents of the program ROM shown in Figure 2.

Note that the FC16 program in Listing 4 begins with a jump to the main program at address 47. The main word is always the last word defined in a Forth program such that the addresses of all previously defined words will be known.

The Forth *IF* statement is compiled to the FC16 *JZ* instruction, which jumps if the flag in T is false. The *JZ* instruction is also used for the Forth *WHILE* and *UNTIL* instructions. The Forth *ELSE* statement is compiled to the FC16 *JMP* instruction, as is the Forth word *AGAIN*.

The FC16 core is implemented in VHDL in a junior engineering course at Oakland University. Students then use this core to implement a project of their choosing. A partial list of student projects done in the past year is given in Table 6.

| Table 6  Partial list of student projects that use the FC16 core |
|-----------------------|-----------------------------------|
| A Decimal Calculator  |
| A Morse Code Transceiver |
| A Digital Fan Controller |
| Encryption and Decryption Engine |
| A Text Pad using the VGA Monitor |
| Venom8y VGA Video Game |
| Home Security System |
| Chess AI |
| Music Generator and Display |
| Hex Education |
| The Number Matching Game |
| Digital Battleship |
| Guess the Number |
| Slot Machine |
| Simon Game in Reverse |
| Mind Teaser |
Listing 4  VHDL code generated from the Forth program in Listing 3

type rom_array is array (NATURAL range <>)
of STD_LOGIC_VECTOR (15 downto 0);
constant rom: rom_array := (
  JMP,   --0
  X"0047",  --1
-- D2DIG!
dup,   --2
LIT,   --3
X"0008",  --4
rshift,   --5
LIT,   --6
X"0007",  --7
DIO2store,   --8
LIT,   --9
X"0006",  --a
DIO2store,   --b
RET,   --c
-- D2LD!
dup,   --d
LIT,   --e
X"0008",  --f
rshift,   --10
LIT,   --11
X"0005",  --12
DIO2store,   --13
LIT,   --14
X"0004",  --15
DIO2store,   --16
RET,   --17
-- get.BTN2
LIT,   --18
X"0001",  --19
DIO2fetch,   --1a
LIT,   --1b
X"0008",  --1c
lshift,   --1d
LIT,   --1e
X"0000",  --1f
DIO2fetch,   --20
orr,   --21
RET,   --22
-- waitBTN2
CALL,   --23
X"0018",  --24
zeroequal,   --25
JZ,   --26
X"0023",  --27
CALL,   --28
X"0018",  --29
JZ,   --2a
X"0028",  --2b
CALL,   --2c
X"0018",  --2d
RET,   --2e
-- btn>num
LIT,   --2f
X"000f",  --30
tor,   --31
dup,   --32
LIT,   --33
X"0001",  --34
eq,   --35
JZ,   --36
X"0042",  --37
rfrom,   --38
LIT,   --39
X"000f",  --3a
swap,   --3b
minus,   --3c
LIT,   --3d
X"0001",  --3e
tor,   --3f
JMP,   --40
X"0043",  --41
u2slash,   --42
drjne,   --43
X"0032",  --44
nip,   --45
RET,   --46
-- main
CALL,   --47
X"0023",  --48
dup,   --49
CALL,   --4a
X"000d",  --4b
CALL,   --4c
X"002f",  --4d
CALL,   --4e
X"0002",  --4f
JMP,   --50
X"0047",  --51
X"0000"  --52
);

12
8. Experimental Results

Experiments were conducted to measure the speed of a program running on the FC16 Forth core in a Xilinx Spartan IIE FPGA compared with the same program running on a Motorola 68HC12 microcontroller. A Forth program implementing the Sieve of Eratosthenes [3, 4], which found the 308 prime numbers between 3 and 2039, was run on the FC16 Forth core in a Xilinx Spartan IIE (x2s200e) FPGA. The exact same Forth program was also run on a Motorola 68HC12 microcontroller using the subroutine-threaded Forth language WHYP described in [8]. The identical algorithm was also written in C and compiled to tight HC12 assembly language code using the ImageCraft HC12 ANSI C Tools V6.15A [14]. In each of these three cases a counter was used to directly measure the number of clock cycles used to execute the program. The results are summarized in Table 7. Note that the FC16 Forth core is over 6 times faster than an equivalent C-assembly language implementation and nearly 30 times faster than the same Forth program running on an HC12 microcontroller. Table 7 shows the actual time required to execute the program using an 8 MHz clock on the HC12. The FC16 Forth core was actually run at 25 MHz on the Xilinx FPGA as indicated in Table 7. The FC16 Forth core is available as an EDIF file at www.tigs.com/fc16.

<table>
<thead>
<tr>
<th>Experiment</th>
<th>#clock cycles</th>
<th>Relative Speed</th>
<th>Time (ms) @8MHz</th>
<th>Time (ms) @25MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>FC16 - FPGA</td>
<td>60,299</td>
<td>1.000</td>
<td>8.83</td>
<td>7.54</td>
</tr>
<tr>
<td>Forth – HC12</td>
<td>1,763,369</td>
<td>29.244</td>
<td>258.26</td>
<td>220.42</td>
</tr>
<tr>
<td>C – HC12</td>
<td>399,031</td>
<td>6.618</td>
<td>58.44</td>
<td>49.88</td>
</tr>
<tr>
<td>FPGA-VHDL</td>
<td>6,828</td>
<td>0.113</td>
<td>1.000</td>
<td>0.85</td>
</tr>
</tbody>
</table>

In addition to these experiments a direct hardware implementation of the Sieve of Eratosthenes algorithm was developed on the Xilinx Spartan IIE FPGA using VHDL. This implementation included a datapath containing two registers, three counters, an adder, a shift-adder, two comparators, a multiplexer, and a 1024 x 1 block RAM module. A state machine containing 8 states that implement the Sieve of Eratosthenes algorithm controlled the datapath. The result of this implementation is shown in the last row of Table 7. Not only is it faster than the FC16 Forth core by nearly a factor of 9, but it also uses only 94 CLB slices (3%) of the FPGA compared with 734 CLB slices (31%) for the FC16 Forth core implementation. This direct hardware implementation was also run at 25 MHz as indicated in Table 7.

This confirms that a hardware only implementation will generally run faster and take up less space than using a processor core that executes a software program. The reason is that only those instructions and hardware actually needed for the algorithm need to be implemented. On the other hand a processor core will have implemented a complete set of instructions, only a fraction of which are needed for any particular algorithm. The advantage of a processor core is ease of implementing an algorithm at the expense of speed and area. Thus, processor cores are particularly useful for rapid prototyping [11].

9. Summary

The FC16 is a high-performance Forth core that has been implemented on a Xilinx Spartan II FPGA. Of the 63 Forth instructions that have been implemented, 51 of them execute in a single clock cycle. Forth has always been an extensible language in the sense that the programmer defines new words that get added to the dictionary and essentially become a part of the language. With the development of this flexible Forth core that is used in an FPGA, the Forth hardware has also become extensible. It is an easy matter for the user to add new hardware instructions that will perform specific operations on new hardware I/O modules. For example, it is possible to make the top of stack, T, a shift register that could interface to external serial devices using the standard SPI interface [9]. By including a timer module, the FC16 could become a very useful high-performance, low-cost microcontroller. Adding a UART would allow interactive communication with the FC16 through a standard asynchronous serial line. Many of these types of modules are available as precompiled LogiCore modules. Many projects have been completed using the FC16 Forth core, which illustrate the effectiveness of Forth as a rapid prototyping tool.
Experiments show that an identical Forth program for the Sieve of Eratosthenes executes nearly 30 times faster on the FPGA Forth core than on a 68HC12 microcontroller at the same clock speed. This same program executes over 6 times faster on the FPGA Forth core than an equivalent compiled C program run on the same 68HC12. A direct hardware implementation of the Sieve of Eratosthenes algorithm runs nearly 9 times faster than on the FC16 Forth core.

10. References